



# MS-16GN 0A






AMD FT1	
VDDCR_CPU	VDDCR_CPU 0.85V~-1.25V 11A
VDDCR_NB	VDDCR_NB 0..85V~0.9V 10A
APU_VDDIO_SUS	APU_VDDIO_SUS 2A
+1.8VRUN	VDD18 2A ;VDD_18_DAC 0.15A
+1.0VRUN	VDD_10 5.5A;VDDPL_10 0.2A
+3VRUN	VDD33 0.5A


HUDSON-M1	
+3VRUN	VDDIO_33_PCIGP 3.3V 0.042A
+1_8VRUN	VDDIO_18_FC 1.8V 0.050A
+1.1VRUN	VDDAN_11_PCIE 1.1V 1.115A
+3VRUN	VDDPL_33_PCIE 3.3V 0.022A
+1.1VRUN	VDDAN_11_SATA 1.1V 1.3A
+3VRUN	VDDPL_33_SATA 3.3V 0.015A
+3VSUS	VDDAN_33_USB_S 3.3V 0.53A
+1_1VSUS	VDDAN_11_USB_S 1.1V 0.09A
+1.1VRUN	VDDCR_11_1V 0.79A
+1.1VRUN	VDDAN_11_CLK 1.1V 0.4A
+1_1VSUS	VDDRF_GBE_S
+3.VSUS	VDDIO_33_GBE_S 3.3V
+1_1VSUS	VDDCR_11_GBE_S 1.1V
+1_1VSUS	VDDIO_GBE_S 3.3V
+3VSUS	VDDIO_33_S 3.3V 0.049A
+1_1VSUS	VDDCR_11_S 1.1V 0.165A
+1_1VSUS	VDDCD_11_USB 1.1V 0.05A
AZ_VDDIO_DUAL	VDDIO_AZ_S 3.3V OR 1.5V 0.015A
+1_1VSUS	VDDCR_11_USB_S 1.1V
+3VRUN	VDDPL_33_SYS 3.3V SYS PLL 0.065A
+1.1VRUN	VDDPL_11_SYS 1.1V SYS PLL 0.06A
+3VSUS	VDDPL_33_USB_S 3.3 V USB PLL 0.01A
+3VSUS	VDDAN_33_S 3.3V HWM 0.01A
+3VSUS	VDDXL_33_S 3.3V 0.005A

DDRIII SODIMM2--SYSTEM	
+1_5VDIMM	VDD MEM 4A
MEM_VTT	VTT_MEM 0.5A
LCD PANEL	
+3VRUN	3.3V 1.5A
PWR_SRC	5V 0.3A
USB 3.0	
+5VSUS	5VDual 0.9A
+3VSUS	VDD33 0.05A
+1.05VSUS_LDO	VDD11 0.6A
USB X2 FR	
+5VSUS	5VDual 0.5A*2
MINI PCIE SLOT0,1	
+1_5VRUN	1.5V (S0, S1) 0.5A each
+3VRUN	3.3V (S0, S1) 1.5A each
SATA HD0,1	
+5VRUN	3.3V (S0, S1) TBD
	5V (S0, S1) 0.9A
CPU FAN	
+5VRUN	5.0V (S0, S1) 0.5A
GIGA LAN	
+1_0V_SWITCH	1.0V CORE 0.3A
+3VSUS	3V ANALOG 0.16A
HD CODEC	
+5VRUN	5V CORE 0.3A
+3VRUN	3V ANALOG 0.1A
AUDIO OP	
CARDREADER	
+3VRUN	3V CORE 0.45A
+3.3V_CARD_SWITCH	3V_CARD 0.25A

MSI		MICRO-STAR INT'L CO.,LTD.	
Title			
POWER DELIVERY			
Size	Customer	Document Number	Rev
		MS-16GN	0A
Date:	Thursday, September 30, 2010	Sheet	2 of 41










# INTERNAL CLOCK MODE








LVDS Check list 1.01 different  
From design guides chape 8





2010/10/26 Change U13 from  
OAO-1245002 to OAO-1245004 for CPU  
Ver. upgrade




2010/10/26 Change C51,C52 to NC






## CPU\_VDDCR Caps


LAYOUT NOTE: TOP side decoupling.





## CPU\_VDDNB Caps





## VDDIO(+1\_5VDIMM) Caps
















 <b>MICRO-STAR INT'L CO.,LTD.</b>	
<b>Title</b> <b>HUDSON PCIE/CLK/FCH</b>	
<b>Size</b> Custom	<b>Document Number</b> <b>MS-16GN1</b>
<b>Date:</b> Monday, October 11, 2010	
<b>Sheet</b> 9 <b>of</b> 41	
<b>Rev</b> 0.A	






2010/10/26 Delect BIOS3 and change U7 from N14-0080030-L06 to M31-25F1602-E17 for remove BIOS socket



	Min.	Max.	Description
T7B	–	1 ms	SB PWR_GOOD fall time.
T13A	80 ms	–	SB PWR_GOOD must be de-asserted before VDD (PS PWOK) drops more than 5% off the nominal value. See Note 9.



			[Not illustrated] SB PWRGOOD to clock out (clocks are not stable at
	Min.	Max.	Description
T7			See Table 33 and Table 34 below.
TTA	–	50 ms	SB PWR_GOOD rise time (10% to 90 %). See Note 3.
T8A	0 ms Note 4	100 ns	A_RST# (PCI host bus reset) to PCIRST#.
T8B	–	Note 5	KBRST# to A_RST#.
T8C	1.0 ms	2.3 ms	PCIRST# to LDT_RST#.
T8D	77 ms	108 ms	NB_PWRGD to LDT_PG.
T9	101 ms	113 ms	SB PWR_GOOD to PCIRST#.
T9A	101 ms	113 ms	SB PWR_GOOD to A_RST# (T9-T8A).
T9B	31 ms	–	SB PWR_GOOD to LDT_STP#.
T10	-31 ms	–	PCIE_CLKP/N stable time before SB PWRGOOD assertion (for external clock mode only).
T11	36 ms	41 ms	SB PWR_GOOD to stable PCICLK 33 MHz. See Note 8.

**Table 33. Power Sequence SB PWRGOOD, NB\_PWRGOOD, and System Clock Timing  
(For Internal Clock Mode Only)**

Symbol	Min.	Max.	Description
T7	40ms	42ms	SB_PWRGOOD assertion to NB_PWRGD assertion delay. Note: This timing only applies to the NB_PWRGD signal generated from SB820M.
T11A	-	38 ms	SB_PWRGOOD to stable system clocks (CPU, PCI-E, NB_DISP) when SB820M clock function is enabled to provide all system clocks.
Symbol	Min.	Max.	Description
T11B	-	32 ms	[Not illustrated] SB_PWRGOOD to clock out (clocks are not stable at this point).
T8D	58 ms	102 ms	NB_PWRGD to LDT_PG.

Table 34. Power Sequence SB\_PWRGOOD, NB\_PWRGD, and System Clock Timing (For External Clock Mode Only)

Symbol	Min.	Max.	Description
T7	0ns	30ns	SB PWRGOOD assertion to NB_PWRGD assertion delay when using the SB820M NB_PWRGD output.


**Note 4:** Typical time between A\_RST# and PCIRST# is 75 ns. The measurement should be done at 10% of both signals. Loading on the motherboard may cause the measurement at 90% to be more than the spec.

**Note 5:** The KBRST# should be de-asserted before A\_RST# (LDT\_RST#) is de-asserted.

**Note 6:** Type II Standard and Debug straps will be latched after SB PWR\_GOOD is asserted. Type I straps are latched on resume reset rising edge.

**Note 8:** The PCI Clock may be stable before T11 min. under some conditions; however in all cases, the PCI Clock is guaranteed to be stable only between T11 min. and max.






PCI CLK4:Applicable to internal clock gen mode only check list 1.01










	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_FUSION CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	R,H = Reserved L,L = SPI ROM (Default)	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = FWH ROM	

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




**Note 4:** The ramp-up time for all power rails except VDDIO\_33\_S must be in the 50  $\mu$ s to 40 ms range (50  $\mu$ s  $\leq$  All power rails except VDDIO\_33\_S  $\leq$  40 ms). However, the ramp-up time for VDDIO\_33\_S must be in the 100  $\mu$ s to 40 ms range (100  $\mu$ s  $\leq$  VDDIO\_33\_S  $\leq$  40 ms).

## LVDS







## (16GNB) - HDMI/Audio/USB3.0




## (16GNC) - Power Board



**(16GNA) - CRT/USB2.0/GLAN**



## WLAN



SLOT1  
SLOT-MINIPCI52P-0.8PITCH-RH  
N11-0520040-A81  
SLOT\_MINIPCIEXP52\_H9



[illegible][illegible]

# FAN

3V3RUN

R181  
10KR0402

FAN\_TACHO 18

VCCFAN1

VCCFAN1

C247  
C2.2u6.3Y

J2  
BH1X3HS-1.25PITCH-RH  
N32-1030720-A81  
53261\_03

VCCFAN1=1.6+FAN1\_DA

06/20 改上件

+5VVRUN

EC2

C189

C190

R83

X\_C0005.3p5Q

C10u070005

X\_0R0402

22 GND

21 H\_TXP

20 H\_TXN

19 GND

18 H\_RXN

17 H\_RXP

16 GND

15 3.3V

14 3.3V

13 3.3V

12 GND

11 GND

10 GND

9 5V

8 5V

7 GND

6 DAS/DSS

5 GND

4 12V

3 12V

2 12V

MEC1

MEC2

MEC3

JHD01

SATA22F0350-AB1


NSN-22F0350-AB1

SATA\_S22\_14


The schematic diagram illustrates the FAN\_DA driver circuit. It features a MOSFET driver IC, U12 (APL5606KI-TRI\_SOP8-RH), which is configured as a common-emitter amplifier. The gate of the MOSFET is driven by a C241 capacitor connected to a +5V\_RUN VCCFAN1 supply. The drain is connected to a C246 capacitor and the FAN\_DA output. The source is connected to a C243 capacitor and the FAN\_PWM input. The MOSFET is also connected to a 100K R402 resistor. The FAN\_DA output is connected to a 18V supply through a 100K R188 resistor.













IINP :

1. The transconductance from (CSSP - CSSN) to IINP is 3mA/V.
2.  $V_{IINP} = IINP \times RS1 \times 3mA/V \times PR25$







# +1\_5VDIMM (VDDIO)



+0.75VRUN  
MAX 2A








**+1.1VSUS**  
**OCp: 7A**  
**MAX: 5A**

**1.0VRUN**  
**OCp: 8A**  
**MAX: 6A**

Modify 1.05V For AMD  
recommand





<p>J14</p>	<p>J20</p>	<p>J37</p>	<p>J18</p>	60 OHM
<p>J4</p>		<p>J13</p>	<p>J5</p>	55 OHM
<p>J38</p>		<p>J39</p>		40 OHM

<p>J6</p>	<p>J9</p>	<p>J3</p>	<p>J28</p>	DIFF_100 OHM
<p>J8</p>	<p>J12</p>	<p>J7</p>	<p>J34</p>	
<p>J17</p>	<p>J16</p>	<p>J33</p>	<p>J25</p>	DIFF_90 OHM
<p>J19</p>	<p>J15</p>	<p>J27</p>	<p>J31</p>	
<p>J10</p>		<p>J29</p>	<p>J38</p>	DIFF_85 OHM
<p>J11</p>		<p>J35</p>	<p>J30</p>	
	<p>J24</p>	<p>J22</p>	<p>J32</p>	DIFF_72 OHM
	<p>J23</p>	<p>J21</p>	<p>J26</p>	

